Abstract
Iiitroductioii
Tlie increase of power consumption in iiitegrat,ed circuits is one of iiiajor fact8ors t1ia.t prevent, t.he larger scale integra.tion in fut,ure. h/Ia.ny studies have been reported for such approaches as reducing supply volkige, reducing signal swing a.nd so on[l, 2. 3 . 41 . Power of charging/discliarg;ing: load capacit,ancr is a large -part.
in CMOS circuit,s. It is described as C ' \ , h d \ , > f 3 wliere C is tlie total load capacit.ance, is supply voltage, v,? is signal swing, and 7 is an effective signa.1 frequency. Large improvement is espect>ed by reducing C . V d d , and Vs. On the other liand, the reduction of the frequencyf 9 tlia.t, depends on a. syst,em clock frequency and circuit. topology in synchronous systems, causes degradation of processing ability. So, another techniques such like parallel processing should he used for conip eiisat ion [SI. It is no t,a.ble, h o w ver , t.ha t. clia rg i ng/discli wgi ng characteristics of int.erna1 nodes of logic gat.es is not. always definitely deterininecl for a given syst,em clock frequency. Input, t,erininals of CklOS logic gat,es are usually asymmetric in topology, even tliougli t,liey a.re logically symmetric. It implies that there is a possihility of reducing the effective signal frequency of interna.1 nodes by optimizing assignment of signals to logically symmetric inputs, after logic design has been finislwd.
In this paper we study the above possibility, and propose a method for reducing clia.rging/discliarging power consumed in iiiteriial nodes. At first, in stxtion 2, we theoretically derive cliarging/discliarging power consumpt.ion of 2-input NAND gate based on transition probahilit.p of input signals. Then we propose a niethod of optinial assignment of signals to inputs for opt,iiiiiziiig power consumption. Nest, in scction 3 , simulation results by Monte Carlo method in switcliing level simulation along wit,li circuit simulation a.re present,ed. Further, in section 4, we extend our method for general logic circuits composed of 2-input NAND gat,es. Finally we evaluate tlie effect of power reduction by the present method for 1-bit fulladder as an example.
2 Probability iiiodel of 2-input NAND gate power consuiiiption
We consider a 2-input, NAND gate a.s a basic element of logic circuit,s. Its model is shown in Fig. 1 . Here 2 and y are input nodes, z is a.n output node, Cz is capa.citance of the output node, and Cy is capacitance of a n iiiteriial node. In Fig. l(c 
Modeling of input signal
Supposing t1ia.t input, signals transit between "0"
and "1" synchronized wit,li a syst,ein clock, charact,eristics of inputs is described by paraiiiet,ers of transition probability. A state t,ra.nsition diagram can be defined by two probability parameters ( a , p) for an input signal, as shown is Fig. 2 . Here N and /3 a.re remaining probability t,o st,a.t.e "0" and "1" , respec,t.ively. Let p , be a probabilitjs t,lia.t. t,he st,at.e is "0" a.t the n-tli clock cycle. Then p,l+l is described as follows:
A proba.bilit,y of transition event, from "0" to '$1'' per cycle is given as follows:
Modeling of output node
The state of t.he output. capa.cit,ance C;. is deterniiiied by the coinbinat,ion of t.wo input, st.at,es. Assuming t,liat transit,ion of ea.cIi input, is independent, the state tra.tisit.ion diagram of t.lie input pa.ir ca.n be described as shown in Fig. 3 . In a siini1a.r way to eq.2, probabilit,y of the pa.ir stat.e converges as follows: Tlie output. state "0" is corresponding to Pl1, while the output, state "1" is corresponding to the others; poo, PlO and pol.
modeling of internal node
Tlie st,at,e of the int,erna.l node capacitance Cy can be modeled as a finite st.at.e machine as mentioned above. The state of C', is, thus, not determined by the input pair hiit dependent on it,s history. We introduce two stat,es; OO(1) for c l i q e d state of Cy, and OO (0) for tlisclia.rgec1 state of C;, in the place of 00 in Fig. 3. A sta.te t,ransit,ion dia.grani with this modification can be described as shown in Fig. 4 .
The st,a.t,e probability of the modified finite state iimchine at, the n-th clock cycle is derived as follows. The following equations holds, because p:"') and pEo'l) are mutually exclusive.
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On the ot.her hand, t,he ot.her probability; p;', pE1 and p:ll are irlent.ica1 to the case described in section 2.2. From Fig. 4, p; O(O) aiid pEo(l) are then described as follows:
Modeling of capacitance state and power consumption
The st,at,e of C; is '.O" when t,lie input, pair st,a.t,e is 11. aiid "1" otherwise. A st.ate tara.tisit,ion diagram of C, is obtained by degenerating Fig. 3 as shown in Fig.  5 . Here t,lie stmatme "0" in Fig. 5 is equal t,o t,he stratme ''11" in Fig. 3 , while t.lie s t a k "1" is a de enera.t,ed state of "OO", " O l " , and "10" i n Fig. 3 . 'fratisition proba.bilit,y paraniet.ers ( ( Y Q~ /3Qz ) in Fig. 5 are given as follows:
PQ, = {Poo(a;, + a y -{~x f i y ) + P o l ( 1 -/.jy + a x f l y )
where Poo, P~o .
Pol and Pll a.re given iii eq.(4). Event of charging C.', occurs when the sta.tP of t,ra.nsits from "0" t,o " I " . Thus, we can derive a n event. probability of charging C:, per clocli cycle, AT,,, in a. simi1a.r way to eq.(3) as follows:
-
Similarly, we ca.11 derive the probability of charging event, of Cy per clock cycle as follows:
Here, From t,he aliove equat.ions. tlie average power consumption a.t a. system clock frequency of f is derived as follo\\~s:
+P,l(1 -d . l . + / 3 . , . /~2 , ) } / ( P~, 0 ) + P o 1
-P = f{KC;,\,Td +N,C,I'&(I/dd -K)}.
A criterion for optimum assignment
When t,wo input, signals for a 2-input NAND gate are given, we can assign them to the input terminals of the gat.e in two ways. Here we derive a criterion of the opt.imuni assignment. for power cotisunipt.ion.
Let. P a.ntl P' he power consumption when input. (4), (7). (8) and (11). Wedefine clia.rging event probaliilities derived in this way as N i and for C, aud Cy ~ respectively. The difference of power consumption, A P , is described as follows: We carried out, computer siniulat,ion in switch level as well as circuit level to verify the above model.
Results of switch-level simulation
We carried out hdont>e-Carlo siiiiulation to verify cliarging proba.bilit,y eqimtion of a.nd F . Input signals transition was det,erinined by random number. Error finally becomes less t,lian 0.1% which shows the properness of the t.heoret,ical model. 
Result of circuit simulatioii
In switch level simulation simult,aneous t,ransition of' input pair, s u c h like 00 t.o 11, is not precisely simulated because t.he internal nod(-. capacitance Cy 1na.y be cha.rged up t.o an int,erinetliate level. To furt,lier clleck the theoret,ical power coiisunipt,ioii, we carried out. circuit, simulation by spice[i] for the model circuit as shown i n Fig. 6 . Input signal t,ransition was set, ra.ndomly based on probability paraniet.ers. Power consu nip tion was calcii 1 a t,ed by i I 1 t egra t,iu g 11 roc1 II c t, of supply voltage \.nd ancl currelit. I,, from a po\ver supply.
Correla.tion of t,lie t.heoret,ical power consumption, Plnodel and the siiiiulat et1 poiver consunipt8ion, F',i,, are shown in Fig. 7 for various values of probahi1it.y parmieters. The correlat,ioii coefTicient. is nearly equals to 1, and slope of line is nearly equals t.o 1. Thus, properness of the t,lieoret,ical moclel of power consumption is aga.in verified.
Extension to logic circuits
The state 2 of an out,put, node of a 2-inputa N A N D ga.te is determined hy input.s st.at,es .c, y as 2 = x .y, so 
P z )
can be easily deterniined from the input transition probabilities. Because the stat.e of z is equivalent to t,he st,at.e of Cr, as shown in Fig. 5, parameters ( m z , p2) are described as follows:
Thus. we can derive total power coiisuinption of a combinat.iona.l circuit. conrposed of 2-input NAKD gates, b y calculat iiig proliahilit! para.meters of output node of each gate from primary inputs t o the filial out,put,s a.long signal flow'.
To cllecli t.he properness of this extension inet,liod to general combinational logic circuits, we carried out circuit simulation of po\wr consuiiiption using 1-bit full a.dder as shown in Fig. 8 as a n example. In spice simulation, probabilit,y parameters of input nodes, 20, yo, c g were randomly det,ermined, and power consumption wa.s calcula.tecl. Result,s are shown in Fig. 9 . The slope of the line in Fig. 9 is nearly equals to 1. Small cleviat,ion froin t.hr model may be caused by the mut. U a I d el, e ti tl et ice i 11 sign a I t, r a nsi t.ion probability, which I n circuits \vi t h branches ancl joins, input signals for a gate are not alwa.ys iiidependerit to each other in general. In this study, however, we as,uiiied the iridependence among input signals for simplicity. and that of the worst assigiiment, is about 1 : 1.10 at. least, and 1 : 1.74 a.t, most, when the capacitances are c', = 2OfF and Cy = 10fF.
-
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Random assignment of input. s i g d s a.re expected to give a power consumption I>et,\reen t,liese t.wo ext reines.
Suiiiiiiary and conclusions
In t,liis study, we sliowetl a possibi1it.y of rediicing power consumpt,ion b y opt,imizing t,he assignment of input signa.ls t80 input. terniina.ls of 2-input. NAND gates. It is due to topological asyminetry of input,s, even though t,liey are logically symmet,ric.
